ASIC Design Verification Engineer

Posted 19 hours ago

This is a fully remote position, open to applicants in United States.

📋 Description

• Develop and implement test plans for RTL designs utilizing SystemVerilog and UVM.

• Create and sustain testbenches, test cases, and test vectors.

• Contribute to the creation of innovative methodologies and verification techniques.

• Lead technical projects while mentoring junior team members and contractors.

• Collaborate with third-party vendors to ensure compliance with verification quality delivery milestones.

• Conduct simulations to validate designs against specifications.

• Analyze simulation results, identify problems, and debug designs alongside the RTL team.

• Implement coverage tracking and performance metrics.

• Document plans, environments, test cases, and all results to maintain a comprehensive record of verification strategies.

• Work with a compact in-house engineering team as well as global contractors and vendors.


⛳️ Requirements

• Bachelor’s degree in Electrical or Computer Engineering, Computer Science, or a related field.

• At least 8 years of hands-on experience in SoC verification using UVM.

• Experience in gate level simulation setup and process corner failure analysis.

• Proficiency in Cadence verification tools such as Xcelium, Simvision, and Jasper.

• Experience in writing and debugging RTL with SystemVerilog.

• Competence in analyzing code and functional coverage to enhance testing for corner cases.

• Programming skills in C, C++, and/or Python/Perl.

• Familiarity with digital design concepts and the ASIC development process.

• Strong analytical and problem-solving capabilities.

• Ability to handle multiple tasks and prioritize effectively in a fast-paced environment; managing several complex, multidisciplinary tasks and projects.

• Capacity to collaborate across teams and communicate effectively.

• Keen attention to detail and a strong focus on accuracy.

• Eagerness to learn and acquire new skills.

• Experience in verifying RISC-V based systems.

• Familiarity with verifying high-speed interfaces such as PCIe and DDR.

• Experience with version control systems (e.g., Git) and Continuous Integration/Continuous Deployment (CI/CD) pipelines.

• Background in emulation or FPGA prototyping.

• Knowledge of formal verification methodologies.

• Familiarity with the Chisel hardware description language.


🏝️ Benefits

• Competitive salaries adjusted according to experience.

• Employer-covered health care.

• Employer contributions to health savings accounts.

• Flexible time off policies.

• Flexible work locations with remote work options available.

• 401K employer matching.

People also viewed

A Thinking Ape17 hours ago

System & Economy Designer – Intermediate/Senior

CA flagCanada OnlyFull-timeDesignerC$109k – C$124.5k/year
ApplyView job
Studio Wildcard19 hours ago

Junior Technical Designer

US flagUnited States OnlyFull-timeDesigner$40k – $65k/year
ApplyView job
Full Sail University User Experience Lab20 hours ago

Adjunct Faculty – Media Design MFA

US flagFlorida OnlyPart-timeDesigner
ApplyView job
AECOM20 hours ago

Underground Transmission Designer

US flagMassachusetts OnlyFull-timeDesigner$95k – $120k/year
ApplyView job
Armada21 hours ago

Senior Data Center BIM Designer

US flagCalifornia OnlyFull-timeDesigner$103.3k – $129.1k/year
ApplyView job
Raymond James21 hours ago

Presentation Designer

US flagFlorida OnlyFull-timeDesigner
ApplyView job

Never miss a great job!

Get handpicked remote jobs straight to your inbox weekly.

Trusted by 7,400+ designers