
ASIC Core DFT Technical Lead – Scan, ATPG, BIST
Posted Jul 29

Posted Jul 29
This is a fully remote position, open to applicants in California, +3 more states.
• Accountable for the implementation of Hardware Design-for-Test (DFT) features that facilitate ATE, in-system testing, debugging, and diagnostics requirements of the designs.
• Tasked with the creation of innovative DFT IP in collaboration with cross-functional teams.
• Collaborate closely with the design/design-verification and PD teams to support the integration and validation of the Test logic throughout all phases of implementation and post-silicon validation processes.
• Your team will engage in the development of innovative Hardware DFT and physical design elements for new silicon device models, including bare die and stacked die.
• Bachelor’s degree with 8 years of relevant experience, or a Master’s degree with 6 years of relevant experience, or a PhD with 3 years of relevant experience.
• Proficiency in JTAG protocols, Scan and BIST architectures, including memory BIST, boundary scan, and post-silicon debugging.
• Familiarity with ATPG and EDA tools such as TestMax, Tetramax, Tessent tool sets, and PrimeTime.
• Previous verification experience, including System Verilog Logic Equivalency checking and validation of the Test timing for designs.
• Experience with Tcl and Python/Perl programming languages.
• Verilog design expertise in developing custom DFT logic and integrating IP.
• Medical, dental, and vision insurance.
• A 401(k) plan with a Cisco matching contribution.
• Paid parental leave.
• Short and long-term disability coverage.
• Basic life insurance.
• 10 paid holidays per full calendar year.
• 1 floating holiday for non-exempt employees.
• 1 paid day off for the employee’s birthday.
• Paid year-end holiday shutdown.
• 4 paid days off for personal wellness.
• 16 days of paid vacation time per full calendar year for non-exempt employees.
• Flexible vacation time off program for exempt employees.
• 80 hours of sick time off provided on hire date and each January 1st thereafter.
• Optional 10 paid days per full calendar year to volunteer.
LMI
Sourcegraph
Verra Mobility
Cint
Get handpicked remote jobs straight to your inbox weekly.