
RTL Design Engineer
Posted Oct 20

Posted Oct 20
This is a fully remote position, open to applicants in California.
• Design and develop RTL for intricate digital subsystems utilizing Verilog/SystemVerilog.
• Convert architectural specifications into clean, effective, and scalable microarchitectures.
• Collaborate with architecture, verification, and physical design teams to guarantee design accuracy and closure.
• Create high-quality, reusable RTL while adhering to strong coding standards and documentation practices.
• Conduct linting, CDC analysis, and ensure designs are ready for synthesis.
• Aid in the integration and debugging of RTL in simulation and early silicon settings.
• Engage in design reviews and offer technical insights on architectural and implementation trade-offs.
• Work alongside verification teams to ensure thorough functional coverage.
• Assist in achieving timing closure and support backend teams as required.
• Contribute to the ongoing enhancement of design methodologies, workflows, and tools.
• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related discipline.
• Over 5 years of experience in RTL design.
• Extensive hands-on experience with Verilog/SystemVerilog.
• Strong grasp of synchronous digital design and microarchitecture principles.
• Familiarity with simulation and debugging tools (e.g., VCS, Questa, Verdi, DVE).
• Understanding of synthesis, timing, and physical design constraints.
• Excellent analytical and problem-solving abilities.
• Proficient written and verbal communication skills for effective cross-functional collaboration.
• High attention to detail and capability to deliver superior design results.
• Ability to work autonomously and manage tasks until completion, including AI-assisted workflows.
• Must be authorized to work in the United States.
• Meaningful equity.
• Comprehensive benefits package.
• 401(k) plan.
GE Aerospace
Red Cell Partners
Greenpoint Technologies, Inc.
The HR Game
Get handpicked remote jobs straight to your inbox weekly.